Planar fully depleted silicon technology to design competitive SOC at 28nm and beyond
نویسندگان
چکیده
This document considers the challenges to obtain competitive silicon technology for the upcoming generation of SystemOn-Chip ICs. It suggests planar fully depleted technology deserves serious interest. After outlining some implementation choices, a number of circuit-level benchmark results as well as some important design aspects are presented. It is found that this technology combines high performance, power efficiency and cost-effectiveness, which makes it a very attractive candidate to serve the needs of mobile and consumer multimedia SOCs starting at the 28nm node and scalable down to 14nm.
منابع مشابه
Low voltage logic circuits exploiting gate level dynamic body biasing in 28nm UTBB FD-SOI
In this paper, the recently proposed gate level body bias (GLBB) technique is evaluated for low voltage logic design in state-of-the-art 28 nm ultra-thin body and box (UTBB) fully-depleted silicon-oninsulator (FD-SOI) technology. The inherent benefits of the low-granularity body-bias control, provided by the GLBB approach, are emphasized by the efficiency of forward body bias (FBB) in the FD-SO...
متن کاملCMOS Scaling from 28nm to 10nm Through High Mobility Channel Engineering – Challenges & Solutions
As the expiration of Moore’s Law heaves into sight, the primary motivations driving the scaling of semiconductor technology have changed. Cost and performance can no longer be assumed to benefit from scaling; the focus is now on devices for complex mobile applications that reduce power leakage without sacrificing performance. The obvious gains have already been won; further progress will requir...
متن کاملSession 14 overview: Deep-learning processors
2:30 PM 14.3 A 28nm SoC with a 1.2GHz 568nJ/Prediction Sparse Deep-Neural-Network Engine with >0.1 Timing Error Rate Tolerance for IoT Applications P. N. Whatmough, Harvard University, Cambridge, MA In Paper 14.3, Harvard University presents a fully connected (FC)-DNN accelerator SoC in 28nm CMOS, which achieves 98.5% accuracy for MNIST inference with 0.36μJ/prediction at 667MHz and 0.57μJ/pred...
متن کاملA Monolithic Pixel Sensor in 0.15 μm Fully Depleted SOI Technology
This letter presents the design of a monolithic pixel sensor with 10×10 μm pixels in OKI 0.15 μm fully depleted SOI technology and first results of its characterisation. The response of the chip to charged particles has been studied on the 1.35 GeV e− beam at the LBNL ALS.
متن کاملStudy of Variability in Advanced Transistor Technologies
As transistor dimensions are scaled down in accordance with Moore's Law to provide for improved performance and cost per function, variability in transistor performance grows in significance and can present a major challenge for achieving high yield in the manufacture of integrated circuits utilizing transistors with sub-30 nm gate lengths. Increased variability in the threshold voltage (V T) o...
متن کامل